

MPM3620A

24 V/2 A DC/DC Module Synchronous Step-Down Converter with Integrated Inductor

DESCRIPTION

The MPM3620A is a synchronous, rectified, step-down module converter with an integrated inductor, two capacitors, and power MOSFETs. It offers a compact solution that requires only 5 external components to achieve a 2 A continuous output current with excellent load and line regulation over a wide input-supply range. Also, it provides fast load transient response.

Full protection features include over-current protection (OCP) and thermal shutdown (TSD).

MPM3620A eliminates design and manufacturing risks while dramatically improving time-to-market.

The MPM3620A is available in a space-saving QFN20 (3mm x 5mm x 1.6mm) package.

FEATURES

- 4.5 V to 24 V Operating Input Range
- 2 A Continuous Load Current
- 90 mΩ/40 mΩ Low R_{DS(ON)} Internal Power MOSFETs
- Integrated Inductor
- Integrated VCC and Bootstrap Capacitors
- Power-Save Mode at Light Load
- Power Good Indicator
- Over-Current Protection and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8 V
- Available in QFN20 (3mm x 5mm x 1.6mm)
 Package
- Total Solution Size 6.7mm x 7.3mm


APPLICATIONS


- Industrial Controls
- Medical and Imaging Equipment
- Telecom and Networking Applications
- LDO Replacement
- Space and Resource-Limited Applications

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance.

"MPS" and "The Future of Analog IC Technology" are registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION







ORDERING INFORMATION

Part Number*	Package	Top Marking
MPM3620AGQV	QFN-20 (3mm x 5mm x 1.6mm)	See Below

^{*} For Tape & Reel, add suffix -Z (e.g. MPM3620AGQ-Z);

TOP MARKING

MPYW

3620

ALLL


M

MP: MPS prefix Y: Year code W: Week code

3620A: Product code of MPM3620AGQV

LLL: Lot number M: Module

PACKAGE REFERENCE





ABSOLUTE MAXIMUM RATINGS (1) V_{IN}-0.3 V to 28 V V_{OUT}.....-0.3 V to 28 V V_{sw} -0.3 V (-5 V for <10 ns) to 28 V (30 V for V_{BST}......V_{SW}+6 V All other pins-0.3 V to 6 V (2) Continuous power dissipation ($T_A = +25^{\circ}C$) (3) 2.7 W Junction temperature150°C Lead temperature260°C Storage temperature-65°C to 150°C Recommended Operating Conditions (4) Supply voltage (V_{IN})4.5 V to 24 V Output voltage (V_{OUT}) 0.8 V to $V_{IN}*D_{MAX}^{(5)}$ Operating junction temp. (T_J)...-40°C to +125°C

Thermal Resistance θ_{JA} θ_{JC} QFN-20 (3mm x 5mm x 1.6mm) 46..... 10... °C/W

NOTES:

- 1) Exceeding these ratings may damage the device.
- For additional details on EN's absolute max. rating, please refer to the "Enable Control" section on page 15.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J (MAX)-T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the converter to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) In practical design, the minimum V_{OUT} is limited by the minimum on-time. To allow a margin, a 50 ns on-time is recommended for calculating. To set the output voltage above 5.5 V, please refer to the application information on page 18.

3

6) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

V_{IN}=12 V, T_J=-40°C to +125°C⁽⁷⁾, typical value is tested at T_J=+25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Cumply suggest (abutdown)		V _{EN} = 0 V, T _J =+25°C		6.5	8	μA
Supply current (shutdown)	l _s	V _{EN} = 0 V, T _J =-40°C to +125°C		6.5	9	μA
Supply current (quiescent)		V _{FB} = 1 V, T _J =+25°C		0.3	0.39	mA
Supply current (quiescent)	Iq	V _{FB} = 1 V, T _J =-40°C to +125°C		0.3	0.44	mA
HS switch-on resistance	HS _{RDS-ON}	V _{BST-SW} =5 V		90		mΩ
LS switch-on resistance	LS _{RDS-ON}	V _{CC} =5 V		40		mΩ
Integrated inductor inductance ⁽⁸⁾	L			1		μH
Inductor DC resistance	L _{DCR}		25	45	65	mΩ
Switch leakage	SW _{LKG}	$V_{EN} = 0 \text{ V}, V_{SW} = 12 \text{ V}$			1	μΑ
Current limit ⁽⁸⁾	I _{LIMIT}	Under 40% duty cycle	3.15	4.25		Α
Oscillator frequency	f _{SW}	V _{FB} =0.75 V, T _J =+25°C	1600	2000	2400	kHz
Commuter frequency	1500	V_{FB} =0.75 V, T_J =-40°C to +125°C	1500	2000	2500	kHz
Foldback frequency	f _{FB}	V _{FB} =200 mV		0.3		f_{SW}
		V_{FB} =700 mV, T_J =+25°C	78	83	88	%
Maximum duty cycle	D _{MAX}	V_{FB} =700 mV, T_J =-40°C to +125°C	77	83	89	%
Minimum on time ⁽⁸⁾	T _{ON_MIN}			30		ns
Feedback voltage	V_{FB}	T _J =25°C	786	798	810	mV
Teedback voltage	V FB	T _J =-40°C to +125°C	782	798	814	mV
Feedback current	I _{FB}	V _{FB} =820 mV		10	50	nΑ
EN rising threshold	VEN_RISING	T _J =+25°C	1.2	1.4	1.6	V
	V EN_TNOME	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	1.15	1.4	1.65	V
EN falling threshold	Ven_falling	T _J =+25°C	1.05	1.25	1.4	V
Livialing theoriold	V EN_FALLING	T _J =-40°C to +125°C	1	1.25	1.45	V
EN input current	len	V _{EN} =2 V, T _J =+25°C	2	2.3	2.6	μΑ
EN input current	IEN	V _{EN} =2 V, T _J =-40°C to +125°C	1.8	2.3	2.8	μΑ
Power good rising threshold	PG _{VTH-Hi}	T _J =+25°C	0.86	0.9	0.95	V_{FB}
Power good falling threshold	PG _{VTH-LO}	T _J =+25°C	0.78	0.83	0.88	V_{FB}
Power good rising delay	P.C	T _J =+25°C	15	35	55	μs
1 Owel good hailig delay	PG _{TD_RSING}	T _J =-40°C to +125°C	10	35	60	μs
Power good falling delay	PG	T _J =+25°C	40	80	125	μs
i owei good iailing delay	PG _{TD_FALLING}	T _J =-40°C to +125°C	30	80	135	μs
Power good sink current capability	V_{PG}	Sink 1 mA			0.4	V
Power good leakage current	I _{PG-LEAK}	V _{PG} =6 V			1	μΑ
				L	1	L



ELECTRICAL CHARACTERISTICS (CONTINUED)

V_{IN}=12 V, T_J=-40°C to +125°C, typical value is tested at T_J=+25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
VIN under-voltage lockout	INUV _{Vth}	T _J =+25°C	3.7	3.9	4.1	V
threshold—rising	IIVO V Vth	T _J =-40°C to +125°C	3.65	3.9	4.15	V
VIN under-voltage lockout threshold—hysteresis	INUV _{HYS}		600	675	750	mV
VCC regulator	V _{CC}	T _J =+25°C	4.75	4.9	5.05	V
VOC regulator	V CC	T_J =-40°C to +125°C	4.7	4.9	5.1	V
VCC load regulation		I _{CC} =5 mA		1.5	3	%
		V_{OUT} from 10% to 90%, $T_J = +25$ °C	8.0	1.6	2.4	ms
Soft-start time	t _{SS}	V_{OUT} from 10% to 90%, T_J =-40°C to +125°C	0.6	1.6	2.6	ms
Thermal shutdown (8)	T _{SD}			150		°C
Thermal hysteresis (8)	T _{SD_HYS}			20		°C

NOTES:


⁷⁾ Not tested in production. Guaranteed by over-temperature correlation.


⁸⁾ Guaranteed by characterization test.





TYPICAL CHARACTERISTICS


 V_{IN} = 12 V, V_{OUT} = 3.3 V, T_A = 25°C, unless otherwise noted.






















© 2015 MPS. All Rights Reserved.







TYPICAL CHARACTERISTICS (continued)

V_{IN} = 12 V, V_{OUT} = 3.3 V, T_A = 25°C, unless otherwise noted.









Line Regulation







Inductor Peak Current Limit vs. Duty Cycle



Case Temperature Rise




Case Temperature Rise vs. I_{OUT}




 $I_{OUT}(A)$

Bode Plot





Maximum VIN vs. VOUT




© 2015 MPS. All Rights Reserved.




TYPICAL CHARACTERISTICS (continued)

 V_{IN} = 12 V, V_{OUT} = 3.3 V, T_A = 25°C, unless otherwise noted.


Quiescent Current vs. Input Voltage V_{IN} =4.5V to 24V, V_{FB} =1V




Disabled Supply Current vs. Input Voltage




VIN Threshold vs. Temperature




EN Threshold vs. Temperature




Switching Frequency vs. Temperature




FB Voltage vs. Temperature



Inductor Peak Current Limit vs. Temperature




Power-Save Mode Range Recommend operating the device



OUTPUT VOLTAGE (V)

Conduction-EMI

I_{OUT}=2A




FREQUENCY (Hz)



TYPICAL CHARACTERISTICS (continued)


 V_{IN} = 12V, V_{OUT} = 3.3V, T_A = 25°C, unless otherwise noted.





TYPICAL PERFORMANCE CHARACTERISTICS


Performance waveforms are captured from the evaluation board discussed in the Design Example section. $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $T_A = 25^{\circ}C$, unless otherwise noted.







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are captured from the evaluation board discussed in the Design Example section. $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $T_A = 25^{\circ}C$, unless otherwise noted.







© 2015 MPS. All Rights Reserved.

11



PIN FUNCTIONS

Package Pin #	Name	Description
1	FB	Feedback. Connect FB to the tap of an external resistor divider from the output to AGND to set the output voltage. To prevent current-limit runaway during a short-circuit fault, the frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 400 mV. Place the resistor divider as close to FB as possible. Avoid placing vias on the FB traces.
2	VCC	Internal 4.9 V LDO output. The module integrates a LDO output capacitor, so there is no need to add an external capacitor.
3	AGND	Analog ground. AGND is the reference ground of the logic circuit. AGND is connected internally to PGND, so there is no need to add any external connections to PGND.
4, 5, 6	SW	Switch output. A large copper plane is recommended on pins 4, 5, and 6 to improve thermal performance.
7, 8, 9	OUT	Power output. Connect the load to OUT. An output capacitor is needed.
10, 15, 19, 20	NC	DO NOT CONNECT. NC must be left floating.
11	BST	Bootstrap. A bootstrap capacitor is integrated internally, so an external connection is not needed.
12, 13, 14	PGND	Power ground . PGND is the reference ground of the power device. PCB layout requires extra care, please refer to the "PCB Layout Guidelines" section on page 19. For best results, connect to PGND with copper and vias.
16	IN	Supply voltage. IN supplies power to the internal MOSFET and regulator. The MPM3620A operates from a +4.5 V to +24 V input rail. It requires a low ESR and low-inductance capacitor to decouple the input rail. Place the input capacitor very close to IN and connect it with wide PCB traces and multiple vias.
17	EN	Enable. Pull EN high to enable the module. Leave EN floating or connect it to GND to disable the module.
18	PG	Power good indicator. PG is an open-drain output. Connect PG to VCC (or another voltage source) through a pull-up resistor (e.g. 100 k Ω). For additional details, please refer to the "Power Good Indicator" section on page 15.



FUNCTIONAL BLOCK DIAGRAM




Figure 1—Functional block diagram

OPERATION

The MPM3620A is a high-frequency, synchronous, rectified, step-down, switch-mode converter with an integrated inductor, two capacitors, and power MOSFETs. It offers a compact solution that achieves a 2 A continuous output current with excellent load and line regulation over a 4.5 V to 24 V inputsupply range.

The MPM3620A has three working modes: advanced asynchronous modulation (AAM), similar to PFM mode, discontinuous conduction mode (DCM), and continuous conduction mode (CCM). The load current increases as the device transitions from AAM mode to DCM to CCM. In particular conditions, the device will not enter AAM mode during a light-load condition (see the Power-Save Mode Range graph on page 8).

AAM Control Operation

In a light-load condition, the MPM3620A operates in AAM mode (see Figure 2). The V_{AAM} is an internally fixed voltage when input and output voltages are fixed. V_{COMP} is the error amplifier output, which represents the peak inductor current information. When V_{COMP} is lower than V_{AAM} , the internal clock is blocked. This causes the MPM3620A to skip pulses, achieving the light-load power save. Refer to AN032 for additional details.

The internal clock re-sets every time V_{COMP} exceeds V_{AAM} . Simultaneously, the high-side MOSFET (HS-FET) turns on and remains on until V_{ILsense} reaches the value set by V_{COMP} .

The light-load feature in this device is optimized for 12 V input applications.




Figure 2—Simplified AAM control logic

DCM Control Operation

The V_{COMP} ramps up as the output current increases. When its minimum value exceeds V_{AAM} , the device enters DCM. In this mode, the internal 2 MHz clock initiates the PWM cycle, the HS-FET turns on and remains on until V_{ILsense} reaches the value set by V_{COMP} (after a period of dead time), and then the low-side MOSFET (LS-FET) turns on and remains on until the inductor-current value decreases to zero. The device repeats the same operation in every clock cycle to regulate the output voltage (see Figure 3).




Figure 3—DCM control operation

CCM Control Operation

The device enters CCM from DCM once the inductor current no longer drops to zero in a clock cycle. In CCM, the internal 2 MHz clock initiates the PWM cycle, the HS-FET turns on and remains on until V_{ILsense} reaches the value set by V_{COMP} (after a period of dead time), and then the LS-FET turns on and remains on until the next clock cycle begins. The device repeats the same operation in every clock cycle to regulate the output voltage.

If V_{ILsense} does not reach the value set by V_{COMP} within 83% of one PWM period, the HS-FET will be forced off.

Internal V_{cc} Regulator

A 4.9 V internal regulator powers most of the internal circuitries. This regulator takes V_{IN} and operates in the full V_{IN} range. When V_{IN} exceeds 4.9 V, the output of the regulator is in full regulation. If V_{IN} is less than 4.9 V, the output decreases. The device integrates an internal decoupling capacitor, so adding an external VCC output capacitor is unnecessary.



Error Amplifier (EA)

The error amplifier compares the FB voltage to the internal 0.798 V reference (V_{REF}) and outputs a current proportional to the difference between the two. This output current then charges or discharges the internal compensation network to form the COMP voltage; the COMP voltage controls the power MOSFET current. The optimized internal compensation network minimizes the external component count and simplifies control loop design.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient input-supply voltage. The MPM3620A UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 3.9 V while its falling threshold is 3.225 V.

Enable Control (EN)

EN turns the converter on and off. Drive EN high to turn on the converter; drive EN low to turn off the converter. An internal 870 k Ω resistor from EN to GND allows EN to be floated to shut down the chip.

EN is clamped internally using a 6.5 V series-Zener diode (see Figure 4). Connecting EN to a voltage source directly without a pull-up resistor requires limiting the amplitude of the voltage source to ≤6 V to prevent damage to the Zener diode.

Connecting the EN input through a pull-up resistor to the voltage on V_{IN} limits the EN input current to less than 100 μ A.

For example, with 12 V connected to V_{IN} , $R_{PULLUP} \ge (12 \text{ V} - 6.5 \text{ V}) \div 100 \ \mu\text{A} = 55 \ \text{k}\Omega$.




Figure 4—6.5V Zener diode connection

Internal Soft-Start (SS)

Soft-start prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage (SS) that ramps up from 0 V to 4.9 V. When SS is lower than V_{REF} , the error amplifier uses SS as the reference. When SS is higher than V_{REF} , the error amplifier uses V_{REF} as the reference. The SS time is set internally to 1.6 ms (V_{OUT} from 10% to 90%).

Pre-Bias Start-Up

The MPM3620A is designed for a monotonic start-up into a pre-biased output voltage. If the output is pre-biased to a certain voltage during start-up, V_{SS} ramps up. When V_{SS} exceeds the sensed output voltage at FB, the device turns on the HS-FET and the LS-FET sequentially. The output voltage ramps up following the internal SS slew rate.

Power Good Indicator (PG)

The MPM3620A has power good (PG) output to indicate whether the output voltage of the module is ready. PG is an open-drain output. Connect PG to VCC (or another voltage source) through a pull-up resistor (e.g. 100 k Ω). When the input voltage is applied, PG is pulled down to GND before the internal V_{SS}>1 V. Once V_{SS}>1 V (when V_{FB} is above 90% of V_{REF}), PG is pulled high (after a 35 μ s delay). During normal operation, PG is pulled low when the V_{FB} drops below 83% of V_{REF} (after an 80 μ s delay).

When UVLO or OTP occurs, PG is pulled low immediately; when OC (over-current) occurs, PG is pulled low when V_{FB} drops below 83% of V_{RFF} (after an 80µs delay).

Since MPM3620A doesn't implement dedicated output over-voltage protection, PG will not respond to an output over-voltage condition.

Over-Current Protection and Hiccup (OCP)

The MPM3620A has a cycle-by-cycle over-current limiting control. When the inductor current peak value exceeds the internal peak current-limit threshold, the HS-FET turns off and the LS-FET turns on, remaining on until the inductor current falls below the internal valley current-limit threshold. The valley current-limit circuit decreases the operation frequency (after the peak current-limit threshold is triggered). Meanwhile, the output voltage drops until V_{FB} is below the under-voltage (UV) threshold (50% below the reference, typically).

Once UV is triggered, the MPM3620A enters hiccup mode to re-start the part periodically. This protection mode is useful when the output is dead-shorted to ground and greatly reduces the average short-circuit current to alleviate thermal issues and protect the converter. The MPM3620A exits hiccup mode once the overcurrent condition is removed.

Thermal Shutdown (TSD)

To prevent thermal damage, MPM3620A stops switching when the die temperature exceeds 150°C. As soon as the temperature drops below its lower threshold (130°C, typically), the power supply resumes operation.

Floating Driver and Bootstrap Charging

An internal bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.2 V with a hysteresis of 150 mV. The bootstrap capacitor voltage is regulated internally by V_{IN} through D1, M1, C4, L1, and C2 (see Figure 5). If $V_{\text{BST}}\text{-}V_{\text{SW}}$ exceeds 5 V, U1 regulates M1 to maintain a 5 V voltage across C4.




Figure 5—Internal bootstrap charging circuit

Start-Up and Shutdown

If both V_{IN} and V_{EN} exceed their respective thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: V_{IN} low, V_{EN} low, and thermal shutdown. During the shutdown procedure, the signaling path is blocked first to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

Additional RC Snubber Circuit

An additional RC snubber circuit can clamp the voltage spike and damp the ringing voltage for better EMI performance.

The power dissipation of the RC snubber circuit is estimated using Equation (1):

$$P_{Loss} = f_S \times C_S \times V_{IN}^2 \tag{1}$$

Where f_S is the switching frequency, C_s is the snubber capacitor, and V_{IN} is the input voltage.

For improved efficiency, the value of C_S should not be set too high. Generally, a 5.6 Ω R_S and a 330 pF C_S are recommended to generate the RC snubber circuit (see Figure 6).




Figure 6—Additional RC snubber circuit



APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider sets the output voltage (see "Typical Application" on page 1). Choose R1 (see Table 1); R2 is then given by Equation (2):

$$R2 = \frac{R1}{\frac{V_{\text{out}}}{0.798 \text{ V}} - 1}$$
 (2)




Figure 7—Feedback network

See Table 1 and Figure 7 for the feedback network and a list of recommended feedback network parameters for common output voltages.

Table 1—Recommended parameters for common output voltages

	Small solution size(C _{IN} =10μF/0805/25V, C _{OUT} =22 μF/0805/16 V)							Low V _{OUT} ripple(C _{IN} =10 μF/0805/25 V, C _{OUT} =2X22 μF/0805/16 V)					
V _{IN} (V)	V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	C _f (pF)	V _{OUT} ripple (mV) ⁽⁹⁾	Load transient (mV) ⁽¹⁰⁾		R1 (kΩ)	R2 (kΩ)	C _f (pF)	V _{OUT} ripple (mV) ⁽⁹⁾	Load transient (mV) ⁽¹⁰⁾	
	5	130	24.9	NS	19.2	158		56	10.7	NS	10.4	103	
24	3.3	120	38.3	NS	13.6	127		75	24	NS	7.6	86	
	2.5	102	47.5	5.6	10.8	94		62	29.4	5.6	5.8	58	
	5	115	22	NS	17.6	119		40.2	7.68	NS	9.4	74	
21	3.3	102	32.4	NS	12.4	73		62	19.6	NS	7	50	
	2.5	102	47.5	5.6	10	48		62	29.4	5.6	5.2	31	
	5	115	22	NS	16.4	116		40.2	7.68	NS	8.8	72	
19	3.3	102	32.4	NS	11.4	73		62	19.6	NS	6.6	51	
	2.5	102	47.5	5.6	9.8	51		62	29.4	5.6	5	33	
	5	115	22	NS	15.6	116		40.2	7.68	NS	7.8	69	
16	3.3	102	32.4	NS	10.6	72		62	19.6	NS	6	53	
10	2.5	102	47.5	5.6	9.6	52		62	29.4	5.6	4.8	36	
	1.8	102	82	5.6	8.6	41		62	49.9	5.6	4	30	
	5	115	22	NS	14.8	110		40.2	7.68	NS	7.4	65	
	3.3	102	32.4	NS	10.2	72		40.2	12.7	NS	5.6	41	
14	2.5	75	34.8	5.6	9.4	46		40.2	18.7	5.6	4.6	34	
	1.8	102	82	5.6	8.4	42		62	49.9	5.6	4.2	31	
	1.5 ⁽¹¹⁾	158	180	5.6	7.2	44		62	69.8	5.6	3.6	30	
	5	100	19.1	NS	13.8	93		34	6.49	NS	6.4	56	
	3.3	75	24	NS	9.4	61		40.2	12.7	NS	5.2	40	
12	2.5	75	34.8	5.6	9	51		40.2	18.7	5.6	4.4	34	
'-	1.8	102	82	5.6	7.8	47		47	37.4	5.6	4	29	
	1.5 ⁽¹¹⁾	158	180	5.6	6.6	57		47	53.6	5.6	3.4	27	
	1.2 ⁽¹¹⁾	158	316	5.6	6.2	51		75	147	5.6	3	32	



	Small Solution Size(C _{IN} =10μF/0805/25V, C _{OUT} =22μF/0805/16V)										C _{IN} =10μF/0 ιF/0805/16	
V _{IN} (V)	V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	C _f (pF)	V _{OUT} ripple (mV) (9)	Load transient (mV) ⁽¹⁰⁾		R1 (kΩ)	R2 (kΩ)	C _f (pF)	V _{OUT} ripple (mV) ⁽⁹⁾	Load transient (mV) ⁽¹⁰⁾
	5	100	19.1	NS	13.2	77		34	6.49	NS	6.2	47
	3.3	75	24	NS	8.4	58		40.2	12.7	NS	4.8	40
	2.5	75	34.8	5.6	8.2	51		40.2	18.7	5.6	4	34
10	1.8	75	59	5.6	7.2	40		47	37.4	5.6	3.6	30
	1.5	102	115	5.6	6	46		47	53.6	5.6	3.2	28
	1.2 ⁽¹¹⁾	102	205	5.6	5.4	45		62	124	5.6	2.8	32
	1 ⁽¹¹⁾	102	402	5.6	4.8	41		82	324	5.6	2.6	36
	5	100	19.1	NS	9.2	76		34	6.49	NS	5	48
	3.3	75	24	NS	7.6	57		40.2	12.7	NS	3.8	38
	2.5	75	34.8	5.6	7	48		40.2	18.7	5.6	3.4	33
8	1.8	75	59	5.6	6.4	42		47	37.4	5.6	3	32
	1.5	75	84.5	5.6	5.4	44		47	53.6	5.6	2.8	29
	1.2 ⁽¹¹⁾	75	147	5.6	5	38		47	93.1	5.6	2.6	26
	1 ⁽¹¹⁾	75	294	5.6	4.6	35		56	221	5.6	2.2	29
	3.3	75	24	NS	6	57		40.2	12.7	NS	3.4	40
	2.5	75	34.8	5.6	5.8	52		40.2	18.7	5.6	3.2	32
5	1.8	75	59	5.6	5.2	47		47	37.4	5.6	2.8	31
	1.5	62	69.8	5.6	5	41		47	53.6	5.6	2.4	30
	1.2 ⁽¹¹⁾	62	124	5.6	4.6	37		47	93.1	5.6	2.2	29
	1 ⁽¹¹⁾	62	243	5.6	4.4	37		47	187	5.6	2	27

Table 1—Recommended parameters for common output voltages (continued)

NOTES:

- 9) V_{OUT} PWM ripple is tested when Io=2 A.
- 10) Load transient from 1 A to 2 A, slew rate =0.8 A/µs.
- 11) In these specs, BST operation current will charge the output voltage higher than the setting value when there is no load, due to a large resistor divider value. A 10 μA load current can pull the output voltage up to a normal regulation level.

Normally, it is recommended to set the output voltage from 0.8 V to 5.5 V. However, it can be set higher than 5.5 V. In this case, the output voltage ripple is larger due to a larger inductor ripple current. An additional output capacitor is needed to reduce the output ripple voltage.

If output voltage is high, heat dissipation becomes more important. Please refer to the "PCB Layout Guidelines" section on page 19 to achieve better thermal performance.

For thermal consideration, the relationship curve between the output voltage and the maximum output current is shown in Figure 8.




Figure 8—Maximum output current vs. output voltage

3/27/2015



Selecting the Input Capacitor

The input current to the step-down converter is discontinuous, and therefore requires a capacitor to supply the AC current while maintaining the DC input voltage. Use low ESR capacitors for improved performance. Use ceramic capacitors with X5R or X7R dielectrics for optimum results because of their low ESR and small temperature coefficients. For most applications, use a 10 μ F capacitor.

Since C1 absorbs the input switching current, it requires an adequate ripple-current rating. The RMS current in the input capacitor is estimated with Equation (3):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (3)

The worst case condition occurs at V_{IN} = 2 V_{OUT} , where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. $0.1~\mu F$) placed as close to the IC as possible. When using ceramic capacitors, make sure they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by capacitance can be estimated using Equation (4):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{S} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(4)

Selecting the Output Capacitor

The output capacitor (C2) maintains the DC output voltage. Use ceramic, tantalum, or low ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple is estimated using Equation (5):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$
 (5)

Where L_1 is the inductor value, R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor, and L_1 =1 μ H.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency; the capacitance causes the majority of the output voltage ripple. For simplification, the output voltage ripple is estimated using Equation (6):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{S}}^2 \times L_1 \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$
 (6)

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple is approximated using Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{s}} \times L_{\text{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
 (7)

The characteristics of the output capacitor affect the stability of the regulation system. The MPM3620A internal compensation is optimized for a wide range of capacitance and ESR values.


PCB Layout Guidelines⁽¹²⁾

Efficient PCB layout is critical to achieve stable operation, particularly for input capacitor placement. For best results, refer to Figure 9 and follow the guidelines below:


- 1. Use a large ground plane to connect directly to PGND. Add vias near PGND if the bottom layer is ground plane.
- The high-current paths (PGND, IN, and OUT) should have short, direct, and wide traces. Place the ceramic input capacitor close to IN and PGND. Keep the input capacitor and IN connection as short and wide as possible.
- 3. Place the external feedback resistors next to FB.
- 4. Keep the feedback network away from the switching node.

NOTES:

12) The recommended layout is based on the "Typical Application Circuits" section on page 21.



Top Layer



Bottom Layer

Figure 9—Recommended PCB layout

Design Example

Table 2 shows a design example following the application guidelines for the specifications below:

Table 2—Design example

V _{IN}	12 V
V _{out}	3.3 V
I _{out}	2 A

The detailed application schematic is shown in Figure 11. The typical performance and circuit waveforms are shown in the "Typical Characteristics" section (For additional device applications, please refer to the related evaluation board datasheets).



TYPICAL APPLICATION CIRCUITS (13)(14)




Figure 10-Vo=5 V, lo=2 A




Figure 11—Vo=3.3 V, Io=2 A




Figure 12—Vo=2.5 V, lo=2 A



TYPICAL APPLICATION CIRCUITS (continued)




Figure 13-Vo=1.8 V, lo=2 A




Figure 14—Vo=1.5 V, lo=2 A




Figure 15—Vo=1.2 V, lo=2 A

22



TYPICAL APPLICATION CIRCUITS (continued)




Figure 16—Vo=1 V, lo=2 A


NOTES:

- 13) In 12 V_{IN} to 1 V_{OUT} application conditions, the HS-FET's on-time is close to the minimum on-time; although the SW may have a little jitter, the output voltage ripple is smaller than 15 mV in PWM mode.
- 14) In 12 V_{IN} to 1.5/1.2/1 V_{OUT} application conditions, BST operation current will charge the output voltage higher than the setting value when there is completely no load, due to a large resistor divider value. A 10 μA load current is able to pull the output voltage up to a normal regulation level.


23

PACKAGE INFORMATION


QFN-20 (3mm x 5mm x 1.6mm)




TOP VIEW



BOTTOM VIEW



SIDE VIEW



NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) SHADED AREA IS THE KEEP-OUT ZONE. ANY PCB METAL TRACE AND VIA ARE NOT ALLOWED TO CONNECT TO THIS AREA ELECTRICALLY OR MECHANICALLY.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.