High Input Voltage, Low Quiescent Current, Low-Dropout Linear Regulator

General Description

The EMP8042 is a high voltage, low quiescent current, low dropout regulator with 150mA output driving capacity. The EMP8042, which operates over an input range of 3V to 20V, is stable with any capacitors, whose capacitance is larger than 1μ F, and suitable for powering battery-management ICs because of the virtue of its low quiescent current consumption and low dropout voltage. Below the maximum power dissipation (please refer to Note. 5), It guarantees delivery of 100mA output current, and supports preset output voltages ranging from 1.3V to 6.0V with 0.1V increment.


EMP8042 also includes bandgap voltage reference, constant current limiting and thermal overload protection. It's available in both of SOT-23-5 and SOT-89-3 miniature packages.

Applications

- Logic Supply for High Voltage Batteries
- Keep-Alive Supply
- 3-4 Cell Li-ion Batteries Powered systems

Features


- 150mA output current driving capacity
- 780mV typical dropout at Io=150mA
- 13µA typical quiescent current
- 1µA typical shutdown mode
- 3.0V to 20V input range
- Stable with small ceramic output capacitors (1µF)
- Over temperature and over current protection
- ±2.5% output voltage tolerance



Typical Application




Connection Diagrams



Order information

EMP8042-XXVF05NRR				
XX	Output voltage			
VF05	SOT-23-5 Package			
NRR	RoHS & Halogen free package			
	Rating: -40 to 85°C			
	Package in Tape & Reel			



EMP8042-XXVG03NRR XX Output voltage VG03 SOT-89-3 Package NRR RoHS & Halogen free package Rating: -40 to 85°C Package in Tape & Reel

Order, Marking and Packing Information


Package	Vout	Product ID.	Marking	Packing
	3.3V	EMP8042-33VF05NRR	5 4	
SOT-23-5	5.0V	EMP8042-50VF05NRR	8042 Tracking Code	Tape & Reel 3Kpcs
	ADJ	EMP8042-00VF05NRR	PINT DOT 1 2 3	
SQT-89-3	3.3V	EMP8042-33VG03NRR	8042	Tape & Reel
301-07-3	5.0V	EMP8042-50VG03NRR	PINI DOT	1Kpcs



Pin Functions

Name	SOT-23-5	SOT-89-3	Function
V _{IN}	1	2	Supply Voltage Input Require a minimum input capacitor of close to 1µF to ensure stability and sufficient decoupling from the ground pin.
GND	2	1	Ground Pin
EN	3	N/A	Shutdown Input The EN pin is pulled "High" internally. Set the regulator into the disable mode by pulling the EN pin low.
ADJ	4	N/A	Adjust: Feedback input. Connect to resistive voltage-divider network. $V_{out} = \left(1 + \frac{R1}{R2}\right) \cdot Vref$
NC (Fixed output)			No connection
Vout	5	3	Output Voltage

Functional Block Diagram







Absolute Maximum Ratings (Notes 1, 2)

3 3 3 3 3 3 3 3 3 3				
V _{IN} ,EN	-0.3V to 22V	Lead Temperature (Soldering, 10 se	ec.) 260°C	
Power Dissipation	(Note 5)	ESD Rating		
Storage Temperature Range	-65°C to 150°C	Human Body Model	2KV	
Junction Temperature (TJ)	160°C			
Operating Ratings (Note	1, 2)			
Supply Voltage	3.0V to 20V		101°C/W (SOT-89-3)	
Operating Temperature Range	-40°C to 85°C	Thermal Resistance (θ_{JC} , Note 4))	81°C/W (SOT-23-5)	
Thermal Resistance (θ_{JA} , Note 3))	152°C/W (SOT-23-5)		54°C/W (SOT-89-3)	

Electrical Characteristics

 $T_A = 25^{\circ}C$, $V_{OUT}(NOM) = 5V$; unless otherwise specified, all limits guaranteed for $V_{IN} = V_{OUT} + 1V$, $C_{IN} = C_{OUT} = 1\mu F$.

Symbol	Parameter	Conditions	Min	Typ (Note 6)	Max	Units	
VIN	Input Voltage		3.0		20	V	
ΔV_{OTL}	Output Voltage Tolerance	$I_{OUT} = 10 \text{mA}$ $V_{OUT (NOM)} + 1 \text{V} \le V_{IN} \le 20 \text{V}$	-2.5		+2.5	% of Vout (NOM)	
Vref	Reference voltage		1.176	1.200	1.224	V	
lout	Maximum Output Current	Average DC Current Rating	150			mA	
ILIMIT	Output Current Limit		300			mA	
		I _{OUT} = 0.1mA		13	50		
	Supply Current	Iout = 100mA		50	100		
lq		Ι _{ουτ} = 150mA		80	130	μA	
	Shutdown Supply Current	V _{OUT} = 0V, EN = GND		1	5		
		I _{OUT} = 30mA		135			
V_{DO}	Dropout Voltage V _{out} =5.0V (Note. 7)	I _{OUT} = 100mA		500		mV	
		I _{OUT} = 150mA		780			
	Line Regulation	$I_{OUT} = 1 \text{mA},$ $(V_{OUT} + 1V) \le V_{IN} \le 20V$		0.1		%	
ΔV _{OUT}	Load Regulation	0.1mA ≤ I _{out} ≤ 100mA		0.5		%	
en	Output Voltage Noise	I_{OUT} =10mA,10Hz \leq f \leq 100kHz V _{OUT} = 5.0V		800		μV _{RMS}	
		V_{IH} , $(V_{OUT} + 1V) \le V_{IN} \le 20V$	1.0				
V_{EN}	EN Input Threshold	V_{IL} , $(V_{OUT} + 1V) \le V_{IN} \le 20V$			0.3	V	
I _{EN}	EN Input Bias Current	$EN = GND \text{ or } V_{IN}$		0.1		μA	
-	Thermal Shutdown Temperature			160		80	
Tsd	Thermal Shutdown Hysteresis			30		°C	
t _{on}	Start-Up Time	Cout = 1.0µF, Vout at 90% of Final Value		500		μs	



Note 1: Absolute maximum ratings indicate limits beyond which damage may occur.

Note 2: All voltages are in respect to the potential of the ground pin.

- **Note 3:** θ_{JA} is measured in the natural convection at $T_A=25^{\circ}C$ on a high effectively thermal conductivity test board (2 layers, 2S0P).
- Note 4: θ_{JC} represents the resistance between the chip and the top of the package case.

Note 5: Maximum power dissipation for the device is calculated using the following equation:

$$P_{D} = \frac{T_{J(MAX)} - T_{A}}{\theta_{JA}}$$

Where T_J(MAX) is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance. For example, for the SOT-89-3 package θ_{JA} =101°C/W, T_J(MAX)=160°C and using T_A=25°C, the maximum power dissipation is 1.33W.

The derating factor $(-1/\theta_{JA})=-9.9$ mW/°C. Below 25°C the power dissipation figure can be increased by 9.9 mW per degree and similarly decreased by this factor for temperatures above 25°C.


Note 6: Typical values represent the most likely parametric norm.

Note 7: Dropout voltage is measured by reducing V_{IN} until V_{OUT} drops to 98% its nominal value.



Typical Performance Characteristics


Unless otherwise specified, $V_{IN} = V_{OUT (NOM)} + 1V$, $V_{OUT} = 5V$, $C_{IN} = C_{OUT} = 1.0\mu$ F, $T_A = 25^{\circ}$ C





Typical Performance Characteristics (cont.)

Unless otherwise specified, $V_{IN} = V_{OUT (NOM)} + 1V$, $V_{OUT} = 5V$, $C_{IN} = C_{OUT} = 1.0 \mu$ F, $T_A = 25^{\circ}$ C



Application Information

General Description

Referring to Fig.1 as shown in the Functional Block Diagram section, the EMP8042 adopts the classical regulator topology in which negative feedback control is used to perform the desired voltage regulating function. The negative feedback is formed by using feedback resistors (R1, R2) to sample the output voltage for the non-inverting input of the error amplifier, whose inverting input is set to the bandgap reference voltage. By the virtue of its high open-loop gain, the error amplifier operates to ensure that the sampled output feedback voltage at its non-inverting input is virtually equal to the preset bandgap reference voltage.

The error amplifier compares the voltage difference at its inputs and produces an appropriate driving voltage to the P-channel MOS pass transistor to control the amount of current reaching the output. If there are changes in the output voltage due to load changes, the feedback resistors register such changes to the non-inverting input of the error amplifier. The error amplifier then adjusts its driving voltage to maintain virtual short between its two input nodes under all loading conditions. In a nutshell, the regulation of the output voltage is achieved as a direct result of the error amplifier keeping its input voltages equal. This negative feedback control topology is further augmented by the shutdown, the fault detection, and the temperature and current protection circuitry.

Output Capacitor

The EMP8042 is specially designed for use with ceramic output capacitors of as low as 1.0 μ F to take advantage of the savings in cost and space as well as the superior filtering of high frequency noise. Capacitors of higher value or other types may be used, but it is important to make sure its equivalent series resistance (ESR) is restricted to less than 0.5 Ω . The use of larger capacitors with smaller ESR values is desirable for applications involving large and fast input or output transients, as well as for situations where the application systems are not physically located immediately adjacent to the battery power source. Typical ceramic capacitors suitable for use with the EMP8042 are X5R and X7R. The X5R and the X7R capacitors are able to maintain their capacitance values to within ±20% and ±10%, respectively, as the temperature increases.

No-Load Stability

The EMP8042 is capable of stable operation during no-load conditions, a mandatory feature for some applications such as CMOS RAM keep-alive operations.

Input Capacitor

A minimum input capacitance of 1µF is required for EMP8042. The capacitor value may be increased without limit. Improper workbench set-ups may have adverse effects on the normal operation of the regulator. A case in point is the instability that may result from long supply lead inductance coupling to the output through the gate capacitance of the pass transistor. This will establish a pseudo LCR network, and is likely to happen under high current conditions or near dropout. A 10µF tantalum input capacitor will dampen the parasitic LCR action thanks to its high ESR. However, cautions should be exercised to avoid regulator short-circuit damage when tantalum capacitors are used, for they are prone to fail in short-circuit operating conditions.



Power Dissipation and Thermal Shutdown

Thermal overload results from excessive power dissipation that causes the IC junction temperature to increase beyond a safe operating level. The EMP8042 relies on dedicated thermal shutdown circuitry to limit its total power dissipation. An IC junction temperature T_J exceeding 160°C will trigger the thermal shutdown logic, turning off the P-channel MOS pass transistor. The pass transistor turns on again after the junction cools off by about 30°C. When continuous thermal overload conditions persist, this thermal shutdown action then results in a pulsed waveform at the output of the regulator. The concept of thermal resistance Θ_{JA} (°C/W) is often used to describe an IC junction's relative readiness in allowing its thermal energy to dissipate to its ambient air. An IC junction with a low thermal resistance is preferred because it is relatively effective in dissipating its thermal energy to its ambient, thus resulting in a relatively low and desirable junction temperature. The relationship between Θ_{JA} and T_J is as follows:


 $T_{J} = \Theta_{JA} \times (P_{D}) + T_{A}$

 T_A is the ambient temperature, and P_D is the power generated by the IC and can be written as:


 $P_D = I_{OUT} (V_{IN} - V_{OUT})$

As the above equations show, it is desirable to work with ICs whose θ_{JA} values are small such that T_J does not increase strongly with P_D. To avoid thermally overloading the EMP8042, refrain from exceeding the absolute maximum junction temperature rating of 160°C under continuous operating conditions. Overstressing the regulator with high loading currents and elevated input-to-output differential voltages can increase the IC die temperature significantly.


Application Circuit for ADJ output




Package Outline Drawing SOT-23-5



TOP VIEW




SIDE VIEW




Grandinal	Dimension in mm		
Symbol	Min.	Max.	
А	0.90	1.45	
A1	0.00	0.15	
b	0.30	0.50	
С	0.08	0.25	
D	2.70	3.10	
Е	1.40	1.80	
E1	2.60	3.00	
e	0.95 BSC		
L	0.30	0.60	

Package Outline Drawing SOT-89-3



BOTTOM VIEW



SIDE VIEW

Gruphal	Dimension in mm		
Symbol	Min	Max	
А	1.4	1.6	
b	0.4	0.56	
С	0.35	0.41	
D	4.4	4.6	
D1	1.5	1.83	
Е	2.29	2.6	
E1	3.94	4.25	
е	1.50 BSC		
L	0.89	1.2	

Revision History

Revision	Date	Description
0.1	2010.08.27	Original
1.0	2011.02.23	 Skip "Preliminary" Page1 revise "Typical Application" Page2 add SOT-23-5 package Page3 add SOT-23-5 "Pin Functions"
1.1	2011.12.12	 Added ADJ output voltage option Modified 100mA output driving capacity to 150mA. Modified the output voltage accuracy is based on lout=10mA this condition. Added lout=150mA spec. into electrical characteristics table.
1.2	2012.04.20	 Added the typical value of supply current I_Q=13uA at lout=0.1mA. Updated the maximum value of supply current I_Q=50uA at lout=0.1mA. Updated the package outline drawing.
1.3	2012.08.31	 Added the typical value of shutdown supply current l_Q=1uA at EN=GND. Added the EN input Threshold.
1.4	2013.10.16	Updated the package outline drawing.

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.