## High Input Voltage, Low Quiescent Current, Low-Dropout Linear Regulator

## **General Description**

The EMP8041 is a high voltage, low quiescent current, low dropout regulator with 150mA output driving capacity. The EMP8041, which operates over an input range of 3V to 40V, is stable with any capacitors, whose capacitance is larger than  $1\mu F$ , and suitable for powering battery-management ICs because of the virtue of its low quiescent current consumption and low dropout voltage. Below the maximum power dissipation (please refer to Note. 5), It guarantees delivery of 100mA output current, and supports preset output voltages ranging from 1.3V to 6.0V with 0.1V increment.

EMP8041 features also include bandgap voltage reference, constant current limiting and thermal overload protection. Both miniature SOT-23-5 and SOT-89-3 package options are offered to provide flexibility for different applications.


## **Applications**

- Logic Supply for High Voltage Batteries
- Keep-Alive Supply
- 3-4 Cell Li-ion Batteries Powered systems

#### **Features**

- 150mA output current driving capacity
- 780mV typical dropout at Io=150mA
- 12µA typical quiescent current
- 1µA typical shutdown mode
- 3.0V to 40V input range
- Stable with small ceramic output capacitors (1µF)
- Over temperature and over current protection
- ±2.5% output voltage tolerance


### **Typical Application**




Publication Date: Oct. 2013 Revision: 1.3 1/13



## **Connection Diagrams**





## **Order information**

EMP8041-XXVF05NRR Output voltage XX VF05 SOT-23-5 Package

NRR

RoHS & Halogen free package Rating: -40 to 85°C Package in Tape & Reel

EMP8041-XXVG03NRR XX Output voltage VG03 SOT-89-3 Package

RoHS & Halogen free package NRR

Rating: -40 to 85°C Package in Tape & Reel

## Order, Marking and Packing Information

Package	Vout	Product ID.	Marking	Packing
SOT-23-5	3.3V	EMP8041-33VF05NRR	8041	Tape & Reel
301-23-3	5.0V EMP8041-50VF05NRR		Tracking Code  PINI DOT  1 2 3	3Kpcs
SOT-89-3	3.3V	EMP8041-33VG03NRR	8041	Tape & Reel
301-07-3	5.0V	EMP8041-50VG03NRR	Tracking Code  PIN1 DOT  1 2 3	1Kpcs



#### **Pin Functions**

Name	SOT-23-5	SOT-89-3	Function	
			Supply Voltage Input	
V <sub>IN</sub>	1	3	Require a minimum input capacitor of close to 1µF to ensure stability and	
			sufficient decoupling from the ground pin.	
GND	2	2	Ground Pin	
			Shutdown Input	
EN	EN 3 N/A The EN pin is pulled "High" internally. Set the regulator into the disable		The EN pin is pulled "High" internally. Set the regulator into the disable mode by	
			pulling the EN pin low.	
NC	4	N/A	No connection	
V <sub>OUT</sub>	5	1	Output Voltage	

## **Functional Block Diagram**




FIG.1. Functional Block Diagram of EMP8041



Absolute Maximum Ratings (Notes 1, 2)

V<sub>IN</sub>, EN -0.3V to 42V Junction Temperature (T<sub>J</sub>) 160°C

 $V_{\text{OUT}}$ -0.3V to 13.2V Lead Temperature (Soldering, 10 sec.) 260°C

Power Dissipation (Note 3) **ESD** Rating

Storage Temperature Range -65°C to 150°C Human Body Model 2KV

Operating Ratings (Note 1, 2)

Supply Voltage 3.0V to 40V 90°C/W (SOT-89-3)

Operating Temperature Range -40°C to 85°C Thermal Resistance ( $\theta_{JC}$ , Note 4)) 81°C/W (SOT-23-5)

Thermal Resistance ( $\theta_{JA}$ , Note 3)) 152°C/W (SOT-23-5) 52°C/W (SOT-89-3)

## **Electrical Characteristics**

 $T_A = 25^{\circ}\text{C}$ ,  $V_{\text{OUT}}(\text{NOM}) = 5\text{V}$ ; unless otherwise specified, all limits guaranteed for  $V_{\text{IN}} = V_{\text{OUT}} + 1\text{V}$ ,  $C_{\text{IN}} = C_{\text{OUT}} = 1\mu\text{F}$ .

Symbol	Parameter	Conditions	Min	Typ (Note 6)	Max	Units	
V <sub>IN</sub>	Input Voltage		3.0		40	V	
$\Delta V_{\text{OTL}}$	Output Voltage Tolerance	$I_{OUT} = 10 \text{mA}$ $V_{OUT (NOM)} + 1 \text{V} \le V_{IN} \le 40 \text{V}$	-2.5		+2.5	% of V <sub>OUT (NOM)</sub>	
Іоит	Maximum Output Current	Average DC Current Rating	150			mA	
I <sub>LIMIT</sub>	Output Current Limit		300			mA	
		$I_{OUT} = 0.1 \text{mA}$		12	30		
	Supply Current	I <sub>OUT</sub> = 100mA		50	100		
IQ		I <sub>OUT</sub> = 150mA		80	130	μΑ	
	Shutdown Supply Current	V <sub>OUT</sub> = 0V, EN = GND		1	5	]	
		I <sub>OUT</sub> = 30mA		135			
$V_{DO}$	Dropout Voltage	I <sub>OUT</sub> = 100mA		500		mV	
	V <sub>OUT</sub> =5.0V (Note. 7)	I <sub>OUT</sub> = 150mA		780			
4)/	Line Regulation	$I_{OUT} = 1 \text{mA},$ $(V_{OUT} + 1 \text{V}) \le V_{IN} \le 40 \text{V}$		0.1		%	
ΔVουτ	Load Regulation	0.1mA ≤ I <sub>OUT</sub> ≤ 100mA		0.5		%	
e <sub>n</sub>	Output Voltage Noise	$I_{OUT}$ =10mA,10Hz $\leq$ f $\leq$ 100kHz $V_{OUT}$ = 5.0V		800		µV <sub>RMS</sub>	
\ /	EN Liver A Three de et et	$V_{IH}$ , $(V_{OUT} + 1V) \le V_{IN} \le 40V$	1.0			.,	
V <sub>EN</sub>	EN Input Threshold	$V_{IL}$ , $(V_{OUT} + 1V) \le V_{IN} \le 40V$			0.3	V	
len	EN Input Bias Current	EN = GND or V <sub>IN</sub>		0.1		μΑ	
	Thermal Shutdown			1.40			
	Temperature			160		°C	
T <sub>SD</sub>	Thermal Shutdown Hysteresis			30		$^{\circ}$	
ton	Start-Up Time	C <sub>OUT</sub> = 1.0µF, V <sub>OUT</sub> at 90% of Final Value		500		μs	

Publication Date: Oct. 2013 4/13

Revision: 1.3



- Note 1: Absolute maximum ratings indicate limits beyond which damage may occur.
- Note 2: All voltages are in respect to the potential of the ground pin.
- **Note 3:**  $\theta$  JA is measured in the natural convection at TA=25°C on a high effectively thermal conductivity test board (2)
- Note 4:  $\theta$  JC represents the resistance between the chip and the top of the package case.
- Note 5: Maximum power dissipation for the device is calculated using the following equation:

$$P_D = \frac{T_J(MAX) - T_A}{\theta_{JA}}$$

Where  $T_J(MAX)$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance. For example, for the SOT-89-3 package  $\theta$  Ja=90°C/W, TJ(MAX)=160°C and using T<sub>A</sub>=25°C, the maximum power dissipation is 1.5W.

The derating factor  $(-1)/\theta_{JA}$ =-11.1mW/°C. Below 25°C the power dissipation figure can be increased by 11.1mW per degree and similarly decreased by this factor for temperatures above 25°C.

- Note 6: Typical values represent the most likely parametric norm.
- Note 7: Dropout voltage is measured by reducing  $V_{\text{IN}}$  until  $V_{\text{OUT}}$  drops to 98% its nominal value.

Elite Semiconductor Memory Technology Inc.


Publication Date: Oct. 2013

Revision: 1.3



## **Typical Performance Characteristics**

Unless otherwise specified,  $V_{IN} = V_{OUT (NOM)} + 1V$ ,  $V_{OUT} = 5V$ ,  $C_{IN} = C_{OUT} = 1.0 \mu F$ ,  $T_A = 25$ °C, EN = 2V




Publication Date: Oct. 2013 Revision: 1.3 6/13



## Typical Performance Characteristics (cont.)

Unless otherwise specified,  $V_{IN} = V_{OUT}(NOM) + 1V$ ,  $V_{OUT} = 5V$ ,  $C_{IN} = C_{OUT} = 1.0 \mu F$ ,  $T_A = 25^{\circ}C$ 



Publication Date: Oct. 2013 Revision: 1.3 **7/13** 



## **Application Information**

#### **General Description**

Referring to Fig.1 as shown in the Functional Block Diagram section, the EMP8041 adopts the classical regulator topology in which negative feedback control is used to perform the desired voltage regulating function. The negative feedback is formed by using feedback resistors (R1, R2) to sample the output voltage for the non-inverting input of the error amplifier, whose inverting input is set to the bandgap reference voltage. By the virtue of its high open-loop gain, the error amplifier operates to ensure that the sampled output feedback voltage at its non-inverting input is virtually equal to the preset bandgap reference voltage.

The error amplifier compares the voltage difference at its inputs and produces an appropriate driving voltage to the P-channel MOS pass transistor to control the amount of current reaching the output. If there are changes in the output voltage due to load changes, the feedback resistors register such changes to the non-inverting input of the error amplifier. The error amplifier then adjusts its driving voltage to maintain virtual short between its two input nodes under all loading conditions. In a nutshell, the regulation of the output voltage is achieved as a direct result of the error amplifier keeping its input voltages equal. This negative feedback control topology is further augmented by the shutdown, the fault detection, and the temperature and current protection circuitry.

#### **Output Capacitor**

The EMP8041 is specially designed for use with ceramic output capacitors of as low as 1.0 $\mu$ F to take advantage of the savings in cost and space as well as the superior filtering of high frequency noise. Capacitors of higher value or other types may be used, but it is important to make sure its equivalent series resistance (ESR) is restricted to less than  $0.5\Omega$ . The use of larger capacitors with smaller ESR values is desirable for applications involving large and fast input or output transients, as well as for situations where the application systems are not physically located immediately adjacent to the battery power source. Typical ceramic capacitors suitable for use with the EMP8041 are X5R and X7R. The X5R and the X7R capacitors are able to maintain their capacitance values to within  $\pm 20\%$  and  $\pm 10\%$ , respectively, as the temperature increases.

#### **No-Load Stability**

The EMP8041 is capable of stable operation during no-load conditions, a mandatory feature for some applications such as CMOS RAM keep-alive operations.

#### **Input Capacitor**

A minimum input capacitance of 1µF is required for EMP8041. The capacitor value may be increased without limit. Improper workbench set-ups may have adverse effects on the normal operation of the regulator. A case in point is the instability that may result from long supply lead inductance coupling to the output through the gate capacitance of the pass transistor. This will establish a pseudo LCR network, and is likely to happen under high current conditions or near dropout. A 10µF tantalum input capacitor will dampen the parasitic LCR action thanks to its high ESR. However, cautions should be exercised to avoid regulator short-circuit damage when tantalum capacitors are used, for they are prone to fail in short-circuit operating conditions.

Publication Date: Oct. 2013
Revision: 1.3 8/13



#### **Power Dissipation and Thermal Shutdown**

Thermal overload results from excessive power dissipation that causes the IC junction temperature to increase beyond a safe operating level. The EMP8041 relies on dedicated thermal shutdown circuitry to limit its total power dissipation. An IC junction temperature  $T_J$  exceeding  $160^{\circ}$ C will trigger the thermal shutdown logic, turning off the P-channel MOS pass transistor. The pass transistor turns on again after the junction cools off by about  $30^{\circ}$ C. When continuous thermal overload conditions persist, this thermal shutdown action then results in a pulsed waveform at the output of the regulator. The concept of thermal resistance  $\theta_{JA}$  (°C/W) is often used to describe an IC junction's relative readiness in allowing its thermal energy to dissipate to its ambient air. An IC junction with a low thermal resistance is preferred because it is relatively effective in dissipating its thermal energy to its ambient, thus resulting in a relatively low and desirable junction temperature. The relationship between  $\theta_{JA}$  and  $T_J$  is as follows:

$$T_J = \Theta_{JA} \times (P_D) + T_A$$

T<sub>A</sub> is the ambient temperature, and P<sub>D</sub> is the power generated by the IC and can be written as:

$$P_D = I_{OUT} (V_{IN} - V_{OUT})$$

As the above equations show, it is desirable to work with ICs whose  $\theta_{JA}$  values are small such that  $T_J$  does not increase strongly with  $P_D$ . To avoid thermally overloading the EMP8041, refrain from exceeding the absolute maximum junction temperature rating of 160°C under continuous operating conditions. Overstressing the regulator with high loading currents and elevated input-to-output differential voltages can increase the IC die temperature significantly.


#### Shutdown


The EMP8041 enters the sleep mode when the EN pin is low. When this occurs, the pass transistor, the error amplifier, and the biasing circuits, including the bandgap reference, are turned off, thus reducing the supply current to typically 1µA. Such a low supply current makes the EMP8041 best suited for battery-powered applications. The maximum guaranteed voltage at the EN pin for the sleep mode to take effect is 0.3V. The EN pin is pulled high internally.

Publication Date: Oct. 2013
Revision: 1.3 9/13





## Package Outline Drawing SOT-23-5





## **TOP VIEW**






**SIDE VIEW** 

**DETAIL A** 


Crusale of	Dimension in mm		
Symbol	Min.	Max.	
А	0.90	1.45	
A1	0.00	0.15	
Ъ	0.30	0.50	
С	0.08	0.25	
D	2.70	3.10	
Е	1.40	1.80	
E1	2.60	3.00	
е	0.95	BSC	
L	0.30	0.60	




# Package Outline Drawing SOT-89-3



## **BOTTOM VIEW**





## **SIDE VIEW**

Cymala ol	Dimension in mm		
Symbol	Min	Max	
А	1.4	1.6	
Ъ	0.4	0.56	
С	0.35	0.41	
D	4.4	4.6	
D1	1.5	1.83	
Е	2.29	2.6	
E1	3.94	4.25	
е	1.50	BSC	
L	0.89	1.2	

Revision: 1.3 11/13



**Revision History** 

Revision	Date	Description
0.1	2010.05.05	Original
0.2	2010.8.27	Updated output voltage option     Revised Iq spec.
1.0	2011.2.23	Skip "Preliminary"
1.1	2011.12.13	<ol> <li>Modified 100mA output driving capacity to 150mA.</li> <li>Modified the output voltage accuracy is based on lout=10mA this condition.</li> <li>Added lout=150mA spec. into electrical characteristics table.</li> </ol>
1.2	2012.03.29	1) Modified the operating voltage from 36V to 40V. 2) Modified the absolute maximum ratings V <sub>IN</sub> , EN from 40V to 42V. 3) Updated the package outline drawing.
1.3	2013.10.17	Modify package outline drawing

ESMT EMP8041

## Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Oct. 2013 Revision: 1.3 13/13